View SC80C32EXXX-30SV_7724779.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

80c32/80c52/80c32e 1 rev. j ? july 03, 2000 1. description temic?s 80c52 and 80c32 are high performance cmos versions of the 8052/8032 nmos single chip 8 bit microcontroller. the fully static design of the temic 80c52/80c32 allows to reduce system power consumption by bringing the clock frequency down to any value, even dc, without loss of data. the 80c52 retains all the features of the 8052: 8 k bytes of rom; 256 bytes of ram; 32 i/o lines; three 16 bit timers; a 6-source, 2-level interrupt structure; a full duplex serial port; and on-chip oscillator and clock circuits. in addition, the 80c52 has 2 software-selectable modes of reduced activity for further reduction in power consumption. in the idle mode the cpu is frozen while the ram, the timers, the serial port and the interrupt system continue to function. in the power down mode the ram is saved and all other functions are inoperative. the 80c32 is identical to the 80c52 except that it has no on-chip rom. temic?s 80c52/80c32 are manufactured using scmos process which allows them to run from 0 up to 36 mhz with vcc = 5 v. 80c32: romless version of the 80c52 80c32/80c52-12: 0 to 12 mhz 80c32/80c52-30: 0 to 30 mhz 80c32/80c52-36: 0 to 36 mhz 80c32e-30: 0 to 30 mhz radiation tolerant 2. features power control modes 256 bytes of ram 8 kbytes of rom (80c52) 32 programmable i/o lines three 16 bit timer/counters 64 k program memory space 64 k data memory space cmos 0 to 36 mhz single chip 8?bit microcontroller
80c32/80c52/80c32e 2 rev. j ? july 03, 2000 3. interface serial i/o port cpu p0 8 ? bit internal bus parallel i/o ports & external bus t0 int0 t1 int1 xtal1 xtal2 ea ale psen wr rd ad0 ? ad7 a8 ? a15 rst vcc vss timer 0 timer 1 timer 2 interrupt unit oscillator & timing ram 256 bytes rom 8 kbytes rxd txd p3 p2 p1 t2 t2ex figure 1. block diagram
80c32/80c52/80c32e 3 rev. j ? july 03, 2000 diagrams are for reference only. package sizes are not to scale. cdil jlcc p1.4 p1.3 p1.2 p1.1/t2ex p1.0/t2 nc vcc p0.0/a0 p0.1/a1 p0.2/a2 p0.3/a3 p0.4/a4 p1.5 p1.6 p1.7 rst rxd/p3.0 nc txd/p3.1 int0/p3.2 int1/p3.3 t0/p3.4 t1/p3.5 p0.5/a5 p0.6/a6 p0.7/a7 ea nc ale psen p2.7/a15 p2.6/a14 p2.5/a13 wr/p3.6 rd/p3.7 xtal2 xtal1 vss nc p2.0/a8 p2.1/a9 p2.2/a10 p2.3/a11 p2.4/a12 39 38 37 36 35 34 33 32 31 30 29 7 8 9 10 11 12 14 15 16 17 13 18 19 23 22 21 20 26 25 24 27 28 5 4 3 2 1 6 44 43 42 41 40 80c32/80c52/ 80c32e 80c32/80c52/ 80c32e figure 2. pin configuration
80c32/80c52/80c32e 4 rev. j ? july 03, 2000 4. pin description 4.1. vss circuit ground potential. 4.2. vcc supply voltage during normal, idle, and power down operation. 4.3. port 0 port 0 is an 8 bit open drain bi-directional i/o port. port 0 pins that have 1 ? s written to them float, and in that state can be used as high-impedance inputs. port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. in this application it uses strong internal pullups when emitting 1 ? s. port 0 also outputs the code bytes during program verification in the 80c52. external pullups are required during program verification. port 0 can sink eight ls ttl inputs. 4.4. port 1 port 1 is an 8 bit bi-directional i/o port with internal pullups. port 1 pins that have 1 ? s written to them are pulled high by the internal pullups, and in that state can be used as inputs. as inputs, port 1 pins that are externally being pulled low will source current (iil, on the data sheet) because of the internal pullups. port 1 also receives the low-order address byte during program verification. in the 80c52, port 1 can sink/ source three ls ttl inputs. it can drive cmos inputs without external pullups. 2 inputs of port 1 are also used for timer/counter 2 : p1.0 [t2]: external clock input for timer/counter 2. p1.1 [t2ex]: a trigger input for timer/counter 2, to be reloaded or captured causing the timer/counter 2 interrupt. 4.5. port 2 port 2 is an 8 bit bi-directional i/o port with internal pullups. port 2 pins that have 1 ? s written to them are pulled high by the internal pullups, and in that state can be used as inputs. as inputs, port 2 pins that are externally being pulled low will source current (ill, on the data sheet) because of the internal pullups. port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16 bit addresses (movx @dptr). in this application, it uses strong internal pullups when emitting 1 ? s. during accesses to external data memory that use 8 bit addresses (movx @ri), port 2 emits the contents of the p2 special function register. it also receives the high-order address bits and control signals during program verification in the 80c52. port 2 can sink/source three ls ttl inputs. it can drive cmos inputs without external pullups. 4.6. port 3 port 3 is an 8 bit bi-directional i/o port with internal pullups. port 3 pins that have 1 ? s written to them are pulled high by the internal pullups, and in that state can be used as inputs. as inputs, port 3 pins that are externally being pulled low will source current (ill, on the data sheet) because of the pullups. it also serves the functions of various special features of the temic 51 family, as listed below.
80c32/80c52/80c32e 5 rev. j ? july 03, 2000 port pin alternate function p3.0 p3.1 p3.2 p3.3 p3.4 p3.5 p3.6 p3.7 rxd (serial input port) txd (serial output port) int0 (external interrupt 0) int1 (external interrupt 1) td (timer 0 external input) t1 (timer 1 external input) wr (external data memory write strobe) rd (external data memory read strobe) port 3 can sink/source three ls ttl inputs. it can drive cmos inputs without external pullups. 4.7. rst a high level on this for two machine cycles while the oscillator is running resets the device. an internal pull-down resistor permits power-on reset using only a capacitor connected to vcc. as soon as the reset is applied (vin), port 1, 2 and 3 are tied to one. this operation is achieved asynchronously even if the oscillator does not start-up. 4.8. ale address latch enable output for latching the low byte of the address during accesses to external memory. ale is activated as though for this purpose at a constant rate of 1/6 the oscillator frequency except during an external data memory access at which time one ale pulse is skipped. ale can sink/source 8 ls ttl inputs. it can drive cmos inputs without an external pullup. 4.9. psen program store enable output is the read strobe to external program memory. psen is activated twice each machine cycle during fetches from external program memory. (however, when executing out of external program memory, two activations of psen are skipped during each access to external data memory). psen is not activated during fetches from internal program memory. psen can sink/source 8 ls ttl inputs. it can drive cmos inputs without an external pullup. 4.10. ea when ea is held high, the cpu executes out of internal program memory (unless the program counter exceeds 1 fffh). when ea is held low, the cpu executes only out of external program memory. ea must not be floated. 4.11. xtal1 input to the inverting amplifier that forms the oscillator. receives the external oscillator signal when an external oscillator is used. output of the inverting amplifier that forms the oscillator. this pin should be floated when an external oscillator is used.
80c32/80c52/80c32e 6 rev. j ? july 03, 2000 5. idle and power down operation figure 3. shows the internal idle and power down clock configuration. as illustrated, power down operation stops the oscillator. idle mode operation allows the interrupt, serial port, and timer blocks to continue to function, while the clock to the cpu is gated off. these special modes are activated by software via the special function register, pcon. its hardware address is 87h. pcon is not bit addressable. figure 3. idle and power down hardware pcon: power control register (msb) (lsb) 76543210 smod ? ? ? gf1 gf0 pd idl symbol position name and function smod pcon.7 double baud rate bit when set to a 1, the baud rate is doubled when the serial port is being used in either modes 1, 2 or 3. ? pcon.6 reserved the value read from this bit is indeterminate. do not set this bit. ? pcon.5 reserved the value read from this bit is indeterminate. do not set this bit. ? pcon.4 reserved the value read from this bit is indeterminate. do not set this bit. gf1 pcon.3 general ? purpose flag bit gf0 pcon.2 general ? purpose flag bit pd (1) pcon.1 power down bit. setting this bit activates power down operation cleared by hardware when an interrupt or reset occurs. set to activate the power ? down mode. if idl and pd are both set, pd takes precedence. idl (1) pcon.0 idle mode bit cleared by hardware when an interrupt or reset occurs. set to activate the idle mode. if idl and pd are both set, pd takes precedence. 1. if 1?s are written to pd and idl at the same time. pd takes, precedence. the reset value of pcon is (000x0000).
80c32/80c52/80c32e 7 rev. j ? july 03, 2000 5.1. idle mode the instruction that sets pcon.0 is the last instruction executed before the idle mode is activated. once in the idle mode the cpu status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, ram and all other registers maintain their data during idle. table 1. describes the status of the external pins during idle mode. there are three ways to terminate the idle mode. activation of any enabled interrupt will cause pcon.0 to be cleared by hardware, terminating idle mode. the interrupt is serviced, and following reti, the next instruction to be executed will be the one following the instruction that wrote 1 to pcon.0. the flag bits gf0 and gf1 may be used to determine whether the interrupt was received during normal execution or during the idle mode. for example, the instruction that writes to pcon.0 can also set or clear one or both flag bits. when idle mode is terminated by an enabled interrupt, the service routine can examine the status of the flag bits. the second way of terminating the idle mode is with a hardware reset. since the oscillator is still running, the hardware reset needs to be active for only 2 machine cycles (24 oscillator periods) to complete the reset operation. 5.2. power down mode the instruction that sets pcon.1 is the last executed prior to entering power down. once in power down, the oscillator is stopped. the contents of the onchip ram and the special function register is saved during power down mode. the hardware reset initiates the special fucntion register. in the power down mode, vcc may be lowered to minimize circuit power consumption. care must be taken to ensure the voltage is not reduced until the power down mode is entered, and that the voltage is restored before the hardware reset is applied which freezes the oscillator. reset should not be released until the oscillator has restarted and stabilized. table 1. describes the status of the external pins while in the power down mode. it should be noted that if the power down mode is activated while in external program memory, the port data that is held in the special function register p2 is restored to port 2. if the data is a 1, the port pin is held high during the power down mode by the strong pullup, t1, shown in figure 4. table 1. status of the external pins during idle and power down modes mode program memory ale psen port0 port1 port2 port3 idle internal 1 1 port data port data port data port data idle external 1 1 floating port data address port data power down internal 0 0 port data port data port data port data power down external 0 0 floating port data port data port data 5.3. stop clock mode due to static design, the temic 80c32/c52 clock speed can be reduced until 0 mhz without any data loss in memory or registers. this mode allows step by step utilization, and permits to reduce system power consumption by bringing the clock frequency down to any value. at 0 mhz, the power consumption is the same as in the power down mode.
80c32/80c52/80c32e 8 rev. j ? july 03, 2000 5.4. i/o ports the i/o buffers for ports 1, 2 and 3 are implemented as shown in figure 4. figure 4. i/o buffers in the 80c52 (ports 1, 2, 3) when the port latch contains a 0, all pfets in figure 4 are off while the nfet is turned on. when the port latch makes a 0-to-1 transition, the nfet turns off. the strong pfet, t1, turns on for two oscillator periods, pulling the output high very rapidly. as the output line is drawn high, pfet t3 turns on through the inverter to supply the ioh source current. this inverter and t form a latch which holds the 1 and is supported by t2. when port 2 is used as an address port, for access to external program of data memory, any address bit that contains a 1 will have his strong pullup turned on for the entire duration of the external memory access. when an i/o pin on ports 1, 2, or 3 is used as an input, the user should be aware that the external circuit must sink current during the logical 1-to-0 transition. the maximum sink current is specified as itl under the d.c. specifications. when the input goes below approximately 2 v, t3 turns off to save icc current. note, when returning to a logical 1, t2 is the only internal pullup that is on. this will result in a slow rise time if the user ? s circuit does not force the input line high. 5.5. oscillator characteristics xtal1 and xtal2 are the input and output respectively, of an inverting amplifier which is configured for use as an on-chip oscillator, as shown in figure 5. either a quartz crystal or ceramic resonator may be used. figure 5. crystal oscillator to drive the device from an external clock source, xtal1 should be driven while xtal2 is left unconnected as shown in figure 6. there are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum high and low times specified on the data sheet must be observed.
80c32/80c52/80c32e 9 rev. j ? july 03, 2000 figure 6. external drive configuration 6. hardware description same as for the 80c51, plus a third timer/counter. 6.1. timer/event counter 2 timer 2 is a 16 bit timer/counter like timers 0 and 1, it can operate either as a timer or as an event counter. this is selected by bit c/t2 in the special function register t2con (figure 1.). it has three operating modes : ? capture ? , ? autoload ? and ? baud rate generator ? , which are selected by bits in t2con as shown in table 2. in the capture mode there are two options which are selected by bit exen2 in t2con; if exen2 = 0, then timer 2 is a 16 bit timer or counter which upon overflowing sets bit tf2, the timer 2 overflow bit, which can be used to generate an interrupt. if exen2 = 1, then timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input t2ex causes the current value in the timer 2 registers, tl2 and th2, to be captured into registers rcap2l and rcap2h, respectively, (rcap2l and rcap2h are new special function register in the 80c52). in addition, the transition at t2ex causes bit exf2 in t2con to be set, and exf2, like tf2, can generate an interrupt. table 2. timer 2 operating modes rclk + tclk cp/rl2 tr2 mode 0 0 1 x 0 1 x x 1 1 1 0 16 bit auto-reload 16 bit capture baud rate generator (off) the capture mode is illustrated in figure 7.
80c32/80c52/80c32e 10 rev. j ? july 03, 2000 t2 0 1 tr2 t2con.2 c/t2 t2con.1 osc 12 t2ex exf2 t2con.6 rcap2l rcap2h tl2 (8 bits) th2 (8 bits) tf2 t2con.7 exen2 t2con.3 timer 2 interrupt request overflow figure 7. timer 2 in capture mode in the auto-reload mode there are again two options, which are selected by bit exen2 in t2con.if exen2 = 0, then when timer 2 rolls over it does not only set tf2 but also causes the timer 2 register to be reloaded with the 16 bit value in registers rcap2l and rcap2h, which are preset by software. if exen2 = 1, then timer 2 still does the above, but with the added feature that a 1-to-0 transition at external input t2ex will also trigger the 16 bit reload and set exf2. the auto-reload mode is illustrated in figure 8. t2 0 1 tr2 t2con.2 c/t2 t2con.1 osc 12 t2ex exf2 t2con.6 rcap2l rcap2h tl2 (8 bits) th2 (8 bits) tf2 t2con.7 exen2 t2con.3 timer 2 interrupt request overflow figure 8. timer in auto ? reload mode
80c32/80c52/80c32e 11 rev. j ? july 03, 2000 t2con (s:c8h) timer/counter 2 control register 76543210 tf2 exf2 rclk tclk exen2 tr2 c/t2# cp/rl2# bit number bit mnemonic description 7 tf2 timer 2 overflow flag tf2 is not set if rclk= 1 or tclk= 1. set by hardware when timer 2 overflows. must be cleared by software 6 exf2 timer 2 external flag exf2 does not cause an interrupt in up/down counter mode (dcen= 1). set by hardware if exen2= 1 when a negative transition on t2ex pin is detected. 5 rclk receive clock bit clear to select timer 1 as the timer receive baud rate generator for the serial port in modes 1 and 3. set to select timer 2 as the timer receive baud rate generator for the serial port in modes 1 and 3. 4 tclk transmit clock bit clear to select timer 1 as the timer transmit baud rate generator for the serial port in modes 1 and 3. set to select timer 2 as the timer transmit baud rate generator for the serial port in modes 1 and 3. 3 exen2 timer 2 external enable bit clear to ignore events on t2ex pin for timer 2. set to cause a capture or reload when a negative transition on t2ex pin is detected unless timer 2 is being used as the baud rate generator for the serial port. 2 tr2 timer 2 run control bit clear to turn off timer 2. set to to turn on timer 2. 1 c/t2# timer 2 counter/timer select bit clear for timer operation: timer 2 counts the divided ? down system clock. set for counter operation: timer 2 counts negative transitions on external pin t2. 0 cp/rl2# capture/reload bit cp/rl2 # is ignored and timer 2 is forced to auto ? reload on timer 2 overflow if rclk= 1 or tclk= 1. clear to auto ? reload on timer 2 overflows or negative transitions on t2ex pin if exen2= 1. set to capture on negative transitions on t2ex pin if exen2= 1 reset value= 0000 0000b 7. electrical characteristics 7.1. absolute maximum ratings (1) ambiant temperature under bias: m = military ? 55 c to +125 c . . . . . . . . . . . . . . . . . . . . . . . . storage temperature ? 65 c to + 150 c . . . . . . . . . . . . . . . . . voltage on vcc to vss ? 0.5 v to + 7 v . . . . . . . . . . . . . . . voltage on any pin to vss ? 0.5 v to vcc + 0.5 v . . . . . . . . . . . . . . . power dissipation 1 w (2) . . . . . . . . . . . . . . . . . . . notes: 1. stresses at or above those listed under ? absolute maximum ratings ? may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions may affect device reliability. 2. this value is based on the maximum allowable die temperature and the thermal resistance of the package .
80c32/80c52/80c32e 12 rev. j ? july 03, 2000 7.2. dc parameters ? military table 3. dc parameters ta= ? 55 c + 125 c; vss= 0 v; vcc= 5 v 10 %; f= 0 to 36 mhz symbol parameter min max unit test conditions vil input low voltage ? 0.5 0.2 vcc ? 0.1 v vih input high voltage (except xtal and rst) 0.2 vcc + 1.4 vcc + 0.5 v vih1 input high voltage (for xtal and rst) 0.7 vcc vcc + 0.5 v vol output low voltage (port 1, 2 and 3) 0.45 v iol= 1.6 ma (4) vol1 output low voltage (port 0, ale, psen) 0.45 v iol= 3.2 ma (4) voh output high voltage (port 1, 2 and 3) 2.4 v ioh= ? 60 a vcc= 5 v 10 % 0.75 vcc v ioh= ? 25 a 0.9 vcc v ioh= ? 10 a voh1 output high voltage (port 0 in external bus mode, ale, pen) 2.4 v ioh= ? 400 a vcc= 5 v 10 % 0.75 vcc v ioh= ? 150 a 0.9 vcc v ioh= ? 40 a iil logical 0 input current (ports 1, 2 and 3) ? 75 a vin= 0.45 v ili input leakage current +/ ? 10 a 0.45 < vin < vcc itl logical 1 to 0 transition current (ports 1, 2 and 3) ? 750 a vin= 2.0 v ipd power down current 75 a vcc= 2.0 v to 5.5 v (3) rrst rst pulldown resistor 50 200 k ? cio capacitance of i/o buffer 10 pf mhz, ta= 25 c icc power supply current freq= 1 mhz icc op icc idle freq= 6 mhz icc op icc idle freq 12 mhz icc op= 1.25 freq (mhz) + 5 ma icc idle= 0.36 freq (mhz) + 2.7 ma 1.8 1 10 4 ma ma ma ma vcc= 5.5 v notes: 1. icc is measured with all output pins disconnected; xtal1 driven with tclch, tchcl= 5 ns, vil= vss + .5 v, vih= vcc ? .5 v; xtal2 n.c. ; ea= rst= port 0= vcc. icc would be slighty higher if a crystal oscillator used. 2. idle icc is measured with all output pins disconnected ; xtal1 driven with tclch, tchcl= 5 ns, vil= vss + 5 v, vih= vcc ? .5 v ; xtal2 n.c; port 0= vcc; ea= rst= vss. 3. power down icc is measured with all output pins disconnected; ea= port 0= vcc; xtal2 n.c. ; rst= vss. 4. capacitance loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the vols of ale and ports 1 and 3. t he noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1 to 0 transitions du ring bus operations. in the worst cases (capacitive loading 100 pf), the noise pulse on the ale line may exceed 0.45 v may exceed 0,45 v with maxi vol peak 0.6 v. a schmitt trigger use is not necessary.
80c32/80c52/80c32e 13 rev. j ? july 03, 2000 figure 9. icc test condition, idle mode. all other pins are disconnected figure 10. icc test condition, active mode. all other pins are disconnected figure 11. icc test condition, power down mode. all other pins are disconnected note: tclch= tchcl= 5ns figure 12. clock signal waveform for icc tests in active and idle modes
80c32/80c52/80c32e 14 rev. j ? july 03, 2000 7.3. explanation of the ac symbol each timing symbol has 5 characters. the first character is always a ? t ? (stands for time). the other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. the following is a list of all the characters and what they stand for. example : tavll= time for address valid to ale low. tllpl= time for ale low to psen low. a: address. c: clock. d: input data. h: logic level high i: instruction (program memory contents). l: logic level low, or ale. p: psen. q: output data. r: read signal. t: time. v: valid. w: write signal. x: no longer a valid logic level. z: float.
80c32/80c52/80c32e 15 rev. j ? july 03, 2000 7.4. ac parameters ta= ? 55 + 125 c; vss= 0 v; vcc= 5 v 10 %; f= 0 to 36 mhz (load capacitance for port 0, ale and psen= 100 pf; load capacitance for all other outputs= 80 pf) table 4. external program memory characteristics (values in ns) 16 mhz 30 mhz 36 mhz symbol parameter min max min max min max tlhll ale pulse width 110 60 50 tavll address valid to ale 40 15 10 tllax address hold after ale 35 35 35 tlliv ale to valid instr in 185 100 80 tllpl ale to psen 45 25 20 tplph psen pulse width 165 80 75 tpliv psen to valid instr in 125 65 50 tpxix input instr hold after psen 0 0 0 tpxiz input instr float after psen 50 30 25 tpxav psen to address valid 55 35 30 taviv address to valid instr in 230 130 90 tplaz psen low to address float 10 6 5 tpliv tplaz ale psen port 0 port 2 a0 ? a7 a0 ? a7 instr in instr in instr in address or sfr ? p2 address a8 ? a15 address a8 ? a15 12 tclcl taviv tlhll tavll tlliv tllpl tplph tpxav tpxix tpxiz tllax figure 13. external program memory read cycle
80c32/80c52/80c32e 16 rev. j ? july 03, 2000 table 5. external data memory characteristics (values in ns) 16 mhz 30 mhz 36 mhz symbol parameter min max min max min max trlrh rd pulse width 340 180 120 twlwh wr pulse width 340 180 120 tllax address hold after ale 85 55 35 trldv rd to valid data in 240 135 110 trhdx data hold after rd 0 0 0 trhdz data float after rd 90 70 50 tlldv ale to valid data in 435 235 170 tavdv address to valid data in 480 260 190 tllwl ale to wr or rd 150 250 90 115 70 100 tavwl address to wr or rd 180 115 75 tqvwx data valid to wr transition 35 20 15 tqvwh data setup to wr transition 380 215 170 twhqx data hold after wr 40 20 15 trlaz rd low to address float 0 0 0 twhlh rd or wr high to ale high 35 90 20 40 20 40 tqvwh tllax ale psen wr port 0 port 2 a0 ? a7 data out address or sfr ? p2 tavwl tllwl tqvwx address a8 ? a15 or sfr p2 twhqx twhlh twlwh figure 14. external data memory write cycle
80c32/80c52/80c32e 17 rev. j ? july 03, 2000 ale psen rd port 0 port 2 a0 ? a7 data in address or sfr ? p2 tavwl tllwl trlaz address a8 ? a15 or sfr p2 trhdz twhlh trlrh tlldv trhdx tavdv tllax figure 15. external data memory read cycle table 6. serial port timing ? shift register mode (values in ns) 16 mhz 30 mhz 36 mhz symbol parameter min max min max min max txlxl serial port clock cycle time 750 400 330 tqvxh output data setup to clock rising edge 563 300 220 txhqx output data hold after clock rising edge 63 50 45 txhdx input data hold after clock rising edge 0 0 0 txhdv clock rising edge to input data valid 563 300 250 figure 16. shift register timing waveforms
80c32/80c52/80c32e 18 rev. j ? july 03, 2000 table 7. external clock drive characteristics (xtal1) symbol parameter min max unit fclcl oscillator frequency 44 mhz tclcl oscillator period 22.7 ns tchcx high time 5 ns tclcx low time 5 ns tclch rise time 5 ns tchcl fall time 5 ns figure 17. external clock drive waveforms figure 18. ac testing input/output waveforms ac inputs during testing are driven at vcc ? 0.5 for a logic ? 1 ? and 0.45 v for a logic ? 0 ? . timing measurements are made at vih min for a logic ? 1 ? and vil max for a logic ? 0 ? . figure 19. float waveforms for timing purposes as port pin is no longer floating when a 100 mv change from load voltage occurs and begins to float when a 100 mv change from the loaded voh/vol level occurs. iol/ioh 20 ma.
80c32/80c52/80c32e 19 rev. j ? july 03, 2000 figure 20. clock waveforms this diagram indicates when signals are clocked internally. the time it takes the signals to propagate to the pins, however, ranges from 25 to 125 ns. this propagation delay is dependent on variables such as temperature and pin loading. propagation also varies from output to output and component. typically though (t a = 25 c fully loaded) rd and wr propagation delays are approximately 50 ns. the other signals are typically 85 ns. propagation delays are incorporated in the ac specifications.
80c32/80c52/80c32e 20 rev. j ? july 03, 2000 8. ordering information package type c: side brazed 40 (.6) j: j leaded lcc d: cdil 40 (.6) temperature range m : military s : space part number 80c52 rom 8 k 8 80c32 external rom 80c32e radiation tolerant customer rom code m xxx d 80c52 ? 12 : 12 mhz version (1) ? 30 : 30 mhz version (2) ? 36 : 36 mhz version (1) ? 36 /883 blank = mhs standards /883 = mil std 883 class b or s sb/sc = scc 9000 level b/c mq = qml q (3) sv = qml v (3) 1. only for c32 and c52. 2. only for c32e 3. the standard military drawing 5962 ? 00518 must be taken as the reference for qml ? q and qml ? v procurement.

▲Up To Search▲

Price & Availability of SC80C32EXXX-30SV

	To Download SC80C32EXXX-30SV Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .